Description: Verilog HDL prepared with a stopwatch designed to achieve the hundredth of a second, one-tenth of seconds, seconds, 10 seconds and other functions.
File list (Check if you may need any files):
miaobiao
........\bin_27_seg.v
........\dtsmg.v
........\fenpin_100Hz.v
........\fenpin_256.v
........\js.v
........\lpm_counter0.v
........\lpm_counter0_bb.v
........\mb.bdf
Download