dpll the verilog code to complete the digital phas - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: dpll

Category:
VHDL-FPGA-Verilog
Tags:
[Text]
File Size:
1kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
hxy687

Description: dpll the verilog code to complete the digital phase-locked. Alignment for the clock, bit synchronization.

Downloaders recently: [More information of uploader hxy687]

To Search: dpll dpll vhdl DPLL verilog Verilog code

[VLSIrtl_spi] - Verilog language to write the SPI interf
[QPSK_performance] - QPSK modulation demodulation error rate
[verilogpll] - using Verilog language prepared by the D
[FPGA_bit_clock_data_recovery] - New FPGA-based data bit sync clock extra
[weifenqi] - Differentiator: the use of digital phase
[DigitalPLL] - Introduce the basic structure of digital
[shuzisuoxiang] - Digital phase-locked loop (DPLL) technol
[saolei-KJAVA] - Mine the source code of the game, and th
[symbol_syn] - nice
[bit_synchronize] - Bit synchronization routines source code

File list (Check if you may need any files):

dpll.txt

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.