Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 2DPSK Download
 Description: VHDL language used to achieve digital transmission 2DPSK
 Downloaders recently: [More information of uploader junyi_yang]
  • [M-dpsk] - the realization of 4dpsk&8dpsk by matlab
  • [DPSK_Jam] - DPSK signal modulation and demodulation
  • [tongxinxinhaotiaozhijishu] - This the use of software for communicati
  • [PSK] - PSK modulation and demodulation, includi
  • [dpsk] - DPSK describes the entire process, inclu
  • [2psk_final] - 2dpsk, maxplus software, including schem
  • [DSP] - Digital signal processing technology is
  • [cf_dpsk] - VHDl written in a language with DPSK mod
  • [2DPSK] - Design a 2DPSK digital modulation system
  • [PSK_VHDL] - DPSK modulation procedures, including so
File list (Check if you may need any files):
谭述润04005026杨俊义04005336朱星星04005203
..........................................\数字调制解调器.doc
..........................................\程序
..........................................\....\设计
..........................................\....\....\Creativity
..........................................\....\....\..........\channel_choice.v
..........................................\....\....\..........\clk_div.v
..........................................\....\....\..........\demodulate.v
..........................................\....\....\..........\diff_code.v
..........................................\....\....\..........\diff_code.v.bak
..........................................\....\....\..........\dig_display.v
..........................................\....\....\..........\dig_filter.v
..........................................\....\....\..........\DPSK.v
..........................................\....\....\..........\DPSK_shell.v
..........................................\....\....\..........\DPSK_shell.v.bak
..........................................\....\....\..........\generate_dm.v
..........................................\....\....\..........\generate_dm.vwf
..........................................\....\....\..........\get_edge.v
..........................................\....\....\..........\instantiation_1to4.v
..........................................\....\....\..........\key_buffer.v
..........................................\....\....\..........\lcd.vhd
..........................................\....\....\..........\lcd.vhd.bak
..........................................\....\....\..........\lcdcont.vhd
..........................................\....\....\..........\lcdcont.vhd.bak
..........................................\....\....\..........\LCM.v
..........................................\....\....\..........\LCM_pre.v
..........................................\....\....\..........\LCM_pre.v.bak
..........................................\....\....\..........\modulate.v
..........................................\....\....\..........\my_dff.v
..........................................\....\....\..........\my_shift_reg.v
..........................................\....\....\..........\my_syn_counter.v
..........................................\....\....\..........\my_trigger.v
..........................................\....\....\..........\pass_buffer.v
..........................................\....\....\..........\pass_buffer_8bit.v
..........................................\....\....\..........\phase_counter.v
..........................................\....\....\..........\phase_counter.v.bak
..........................................\....\....\..........\phase_table.v
..........................................\....\....\..........\shift_detect.v
..........................................\....\....\..........\synchronize.v
..........................................\....\....\Document
..........................................\....\....\........\CPLD板端口设计.doc
..........................................\....\....\........\CPLD母版与模拟电路子板的连接协议.doc
..........................................\....\....\........\DPSK数字端集成调试.doc
..........................................\....\....\........\DPSK调制解调器设计.doc
..........................................\....\....\........\DPSK调制解调器设计文档.doc
..........................................\....\....\DPSK
..........................................\....\....\....\Chain1.cdf
..........................................\....\....\....\Chain_DPSK.cdf
..........................................\....\....\....\channel_choice.vwf
..........................................\....\....\....\clk_div.sim.vwf
..........................................\....\....\....\clk_div.vwf
..........................................\....\....\....\cmp_state.ini
..........................................\....\....\....\db
..........................................\....\....\....\..\.cbx.xml
..........................................\....\....\....\..\ad

CodeBus www.codebus.net