Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: PS2Fpga Download
 Description: PS2 development of source code, derived from FPGA development board can be directly applied to actual projects
 Downloaders recently: [More information of uploader yinzhechun]
File list (Check if you may need any files):
实战训练4 PS2接口控制
.....................\download
.....................\........\top.bit
.....................\........\top.mcs
.....................\project
.....................\.......\.untf
.....................\.......\ascii码表.txt
.....................\.......\automake.log
.....................\.......\bitgen.ut
.....................\.......\div16.cmd_log
.....................\.......\div16.lso
.....................\.......\div16.ngc
.....................\.......\div16.ngr
.....................\.......\div16.prj
.....................\.......\div16.spl
.....................\.......\div16.stx
.....................\.......\div16.sym
.....................\.......\div16.syr
.....................\.......\DIV16.v
.....................\.......\div16_summary.html
.....................\.......\div16_vhdl.prj
.....................\.......\div_256.spl
.....................\.......\div_256.sym
.....................\.......\div_256.v
.....................\.......\lcd.spl
.....................\.......\lcd.sym
.....................\.......\lcd.v
.....................\.......\project.dhp
.....................\.......\project.ise
.....................\.......\project.ise_ISE_Backup
.....................\.......\ps2_keyboard.v
.....................\.......\ps2_keyboard_interface.spl
.....................\.......\ps2_keyboard_interface.sym
.....................\.......\top.bgn
.....................\.......\top.bit
.....................\.......\top.bld
.....................\.......\top.cmd_log
.....................\.......\top.drc
.....................\.......\top.lfp
.....................\.......\top.lso
.....................\.......\top.mrp
.....................\.......\top.nc1
.....................\.......\top.ncd
.....................\.......\top.ngc
.....................\.......\top.ngd
.....................\.......\top.ngm
.....................\.......\top.ngr
.....................\.......\top.pad
.....................\.......\top.pad_txt
.....................\.......\top.par
.....................\.......\top.pcf
.....................\.......\top.placed_ncd_tracker
.....................\.......\top.prj
.....................\.......\top.routed_ncd_tracker
.....................\.......\top.sch
.....................\.......\top.stx
.....................\.......\top.synth_nlf
.....................\.......\top.syr
.....................\.......\top.twr
.....................\.......\top.twx
.....................\.......\top.ucf
.....................\.......\top.ucf.untf
.....................\.......\top.ut
.....................\.......\top.v
.....................\.......\top.versim_synth
.....................\.......\top.vf
.....................\.......\top.xpi
.....................\.......\top_last_par.ncd
.....................\.......\top_map.ncd
.....................\.......\top_map.ngm
.....................\.......\top_pad.csv
.....................\.......\top_pad.txt
.....................\.......\top_summary.html
.....................\.......\top_synthesis.nlf
.....................\.......\top_synthesis.v
.....................\.......\top_vhdl.prj
.....................\.......\transcript
.....................\.......\xst
.....................\.......\...\dump.xst
.....................\.......\...\........\div16.prj
.....................\.......\...\........\.........\ngx
.....................\.......\...\........\.........\...\notopt
.....................\.......\...\........\.........\...\opt
.....................\.......\...\........\top.prj
.....................\.......\...\........\.......\ngx
.....................\.......\...\........\.......\...\notopt
.....................\.......\...\........\.......\...\opt
.....................\.......\...\work
.....................\.......\...\....\hdllib.ref
.....................\.......\...\....\vlg1A
.....................\.......\...\....\.....\div16.bin
.....................\.......\...\....\vlg5B
.....................\.......\...\....\.....\div__256.bin
.....................\.......\...\....\vlg5F
.....................\.......\...\....\.....\lcd.bin
.....................\.......

CodeBus www.codebus.net