Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: UART Download
 Description: The UART-based FPGA using VHDL Programming
 Downloaders recently: [More information of uploader angielove1954]
 To Search: uart vhdl uart VHDL
  • [uart] - VHDL prepared the design of serial async
  • [uart_v11] - serial UART VHDL Language Program. I deb
  • [UART] - VHDL source URAT part of U.S. support of
  • [delay] - VHDL state machine used to achieve preci
  • [spartan3elab5] - Xilinx University plans with regard to t
  • [uart_ise_vhdl] - fpga implementation in vhdl language cla
  • [FPGArs232] - FPGA to achieve rs232 serial communicati
  • [rs232] - fpga serial read and write procedures, b
  • [URAT_transmitter_receiver_VHDL] - UART in VHDL-based procedures, including
  • [CPU_marjan] - a core of cpu that the of it,is marjan
File list (Check if you may need any files): 
UART
....\db
....\..\add_sub_4rh.tdf
....\..\add_sub_5rh.tdf
....\..\add_sub_lsh.tdf
....\..\mux_jcc.tdf
....\..\UART.asm.qmsg
....\..\UART.cbx.xml
....\..\UART.cmp.bpm
....\..\UART.cmp.cdb
....\..\UART.cmp.ecobp
....\..\UART.cmp.hdb
....\..\UART.cmp.logdb
....\..\UART.cmp.rdb
....\..\UART.cmp.tdb
....\..\UART.cmp0.ddb
....\..\UART.cmp_bb.cdb
....\..\UART.cmp_bb.hdb
....\..\UART.cmp_bb.logdb
....\..\UART.cmp_bb.rcf
....\..\UART.dbp
....\..\UART.db_info
....\..\UART.eco.cdb
....\..\UART.eds_overflow
....\..\UART.fit.qmsg
....\..\UART.fnsim.hdb
....\..\UART.fnsim.qmsg
....\..\UART.hier_info
....\..\UART.hif
....\..\UART.map.bpm
....\..\UART.map.cdb
....\..\UART.map.ecobp
....\..\UART.map.hdb
....\..\UART.map.logdb
....\..\UART.map.qmsg
....\..\UART.map_bb.cdb
....\..\UART.map_bb.hdb
....\..\UART.map_bb.logdb
....\..\UART.merge.qmsg
....\..\UART.pre_map.cdb
....\..\UART.pre_map.hdb
....\..\UART.psp
....\..\UART.pss
....\..\UART.rtlv.hdb
....\..\UART.rtlv_sg.cdb
....\..\UART.rtlv_sg_swap.cdb
....\..\UART.sgdiff.cdb
....\..\UART.sgdiff.hdb
....\..\UART.signalprobe.cdb
....\..\UART.sim.cvwf
....\..\UART.sim.hdb
....\..\UART.sim.qmsg
....\..\UART.sim.rdb
....\..\UART.sim_ori.vwf
....\..\UART.sld_design_entry.sci
....\..\UART.sld_design_entry_dsc.sci
....\..\UART.smp_dump.txt
....\..\UART.syn_hier_info
....\..\UART.tan.qmsg
....\..\wed.wsf
....\fre.bsf
....\fre.vhd
....\rxd.bsf
....\rxd.vhd
....\txd.bsf
....\txd.vhd
....\UART.asm.rpt
....\UART.bdf
....\UART.cdf
....\UART.done
....\UART.dpf
....\UART.fit.rpt
....\UART.fit.smsg
....\UART.fit.summary
....\UART.flow.rpt
....\UART.map.rpt
....\UART.map.summary
....\UART.merge.rpt
....\UART.pin
....\UART.pof
....\UART.qpf
....\UART.qsf
....\UART.qws
....\UART.sim.rpt
....\UART.sof
....\UART.tan.rpt
....\UART.tan.summary
....\UART.vwf

CodeBus www.codebus.net