dds Direct frequency synthesizer using verilog hdl - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: dds

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
1kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
jianghau

Description: Direct frequency synthesizer using verilog hdl

Downloaders recently: [More information of uploader jianghau]

To Search: dds verilog

[DDSFPGA_cylone] - dds design, spent a week doing, verilog
[8251Verilog] - Universal Serial Asynchronous Receiver T
[flowled] - FPGA development of Verilog HDL entry pr
[add_tree_mult] - 8-bit adder tree multiplier, the achieve
[high_speed_tap8_DDS] - Verilog prepared with high-speed 8-way p
[are_you_pld_metastable] - Metastable problem solution by Cypresss

File list (Check if you may need any files):

dds.v

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.