Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Windows Develop Other
Title: sdram_all Download
 Description: SDRAM controller Verilog realization, including user logic and controller design
 Downloaders recently: [More information of uploader szyflyinsky]
 To Search: sdram_all SDRAM
  • [verilogSDRAMcore] - I used to write Verilog HDL source of SD
  • [sdram] - SDRAM controller here consider SDRAM con
  • [an499_CN] - CPLD control 8-32M sdram controller maxI
  • [sdram] - SDRAM memory initialization source code,
  • [DDR_32Mx16_SimulationModel] - SDRAM simulation model, including a numb
  • [AlteraSDR-SDRAM] - SDRAM controller provided by Altera in V
  • [sch] - emp1270 cpld development board schematic
File list (Check if you may need any files):
sdram_all
.........\db
.........\delay_reset
.........\...........\counter.bsf
.........\...........\counter.v
.........\...........\reset.bdf
.........\...........\reset.bsf
.........\pic





.........\pll
.........\...\pll_50.bsf
.........\...\pll_50.cmp
.........\...\pll_50.inc
.........\...\pll_50.ppf
.........\...\pll_50.v
.........\...\pll_50_bb.v
.........\...\pll_50_inst.v

.........\...\pll_50_waveforms.html
.........\source_sdram
.........\............\init_fsm.v
.........\............\main_fsm.v
.........\............\refresh.v
.........\............\sdram_top.bsf
.........\............\sdram_top.v
.........\............\sdr_par.v
.........\............\sdr_sig.v
.........\source_user
.........\...........\ram512.bsf
.........\...........\ram512.hex
.........\...........\ram512.mif
.........\...........\ram512.v
.........\...........\rom256.bsf
.........\...........\rom256.v
.........\...........\rom_value.hex
.........\...........\rom_value.mif
.........\...........\user_interface.bsf
.........\...........\user_interface.v
.........\...........\user_interface.v.bak
.........\testbench
.........\.........\singal.do
.........\.........\singal.do.bak
.........\.........\testbench.v
.........\.........\testbench.v.bak
.........\top.asm.rpt
.........\top.bdf
.........\top.done
.........\top.dpf
.........\top.eda.rpt
.........\top.fit.rpt
.........\top.fit.smsg
.........\top.fit.summary
.........\top.flow.rpt
.........\top.jdi
.........\top.map.rpt
.........\top.map.summary
.........\top.pin
.........\top.pof
.........\top.qpf
.........\top.qsf
.........\top.qws
.........\top.sof
.........\top.stp
.........\top.tan.rpt
.........\top.tan.summary
.........\top.v
.........\top_nativelink_simulation.rpt
    

CodeBus www.codebus.net