Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: stopwatch Download
 Description: Stopwatch timer can be used to compile the VHDL source code, from 0.1 to 60 seconds from time, after extracting the direct use of Quartus can open the project
 Downloaders recently: [More information of uploader carson_xie]
  • [EDA_miaobiao] - digital circuit EDA portal-VHDL program
  • [stopwatch] - I wrote a stopwatch, the EDA has done an
  • [miaobiao] - Complete countdown stopwatch design (wit
  • [stop_watch] - Quartus2 prepared using electronic stopw
  • [shuzimiaobiao] - VHDL design of digital stopwatch, accura
  • [TIMER] - 6 digital tube digital clock showed that
  • [digital_clock] - Implementation of embedded systems stopw
  • [stopwatch] - Quarteus II 6.0 design using a stopwatch
  • [stopwatch] - Quartus II project files, is a typical F
  • [stopwatch] - The VHDL code for digital stopwatch. Whe
File list (Check if you may need any files):
lab5
....\bin2led.vhd
....\db
....\..\lab5.asm.qmsg
....\..\lab5.asm_labs.ddb
....\..\lab5.cbx.xml
....\..\lab5.cmp.bpm
....\..\lab5.cmp.cdb
....\..\lab5.cmp.ecobp
....\..\lab5.cmp.hdb
....\..\lab5.cmp.logdb
....\..\lab5.cmp.rdb
....\..\lab5.cmp.tdb
....\..\lab5.cmp0.ddb
....\..\lab5.cmp2.ddb
....\..\lab5.db_info
....\..\lab5.eco.cdb
....\..\lab5.eds_overflow
....\..\lab5.fit.qmsg
....\..\lab5.hier_info
....\..\lab5.hif
....\..\lab5.map.bpm
....\..\lab5.map.cdb
....\..\lab5.map.ecobp
....\..\lab5.map.hdb
....\..\lab5.map.logdb
....\..\lab5.map.qmsg
....\..\lab5.map_bb.cdb
....\..\lab5.map_bb.hdb
....\..\lab5.map_bb.hdbx
....\..\lab5.map_bb.logdb
....\..\lab5.pre_map.cdb
....\..\lab5.pre_map.hdb
....\..\lab5.psp
....\..\lab5.root_partition.cmp.atm
....\..\lab5.root_partition.cmp.dfp
....\..\lab5.root_partition.cmp.hdbx
....\..\lab5.root_partition.cmp.logdb
....\..\lab5.root_partition.cmp.rcf
....\..\lab5.root_partition.map.atm
....\..\lab5.root_partition.map.hdbx
....\..\lab5.root_partition.map.info
....\..\lab5.rtlv.hdb
....\..\lab5.rtlv_sg.cdb
....\..\lab5.rtlv_sg_swap.cdb
....\..\lab5.sgdiff.cdb
....\..\lab5.sgdiff.hdb
....\..\lab5.signalprobe.cdb
....\..\lab5.sim.cvwf
....\..\lab5.sim.hdb
....\..\lab5.sim.qmsg
....\..\lab5.sim.rdb
....\..\lab5.sld_design_entry.sci
....\..\lab5.sld_design_entry_dsc.sci
....\..\lab5.syn_hier_info
....\..\lab5.tan.qmsg
....\..\lab5.tis_db_list.ddb
....\..\lab5.tmw_info
....\..\prev_cmp_lab5.asm.qmsg
....\..\prev_cmp_lab5.fit.qmsg
....\..\prev_cmp_lab5.map.qmsg
....\..\prev_cmp_lab5.qmsg
....\..\prev_cmp_lab5.sim.qmsg
....\..\prev_cmp_lab5.tan.qmsg
....\..\wed.wsf
....\lab5.asm.rpt
....\lab5.done
....\lab5.dpf
....\lab5.fit.rpt
....\lab5.fit.smsg
....\lab5.fit.summary
....\lab5.flow.rpt
....\lab5.map.rpt
....\lab5.map.summary
....\lab5.pin
....\lab5.pof
....\lab5.qpf
....\lab5.qsf
....\lab5.qws
....\lab5.sim.rpt
....\lab5.sof
....\lab5.tan.rpt
....\lab5.tan.summary
....\lab5.vhd
....\lab5.vhd.bak
....\lab5.vwf
....\lab5stopwatch.vhd
....\lab5stopwatch.vhd.bak
....\lab5_assignment_defaults.qdf
....\Waveform1.vwf
    

CodeBus www.codebus.net