Description: ] This article describes how to use the CPLD (complex programmable logic device) and the single-chip combination to achieve parallel I/O (input/output) interface expansion. The design and use 8255 to do parallel I/O interface as compared with the single-chip software is fully compatible at the same time have a fast, low power consumption and cheaper prices, the use of flexible features such as
File list (Check if you may need any files):
用CPLD实现单片机并行I／O接口的扩展.pdf
Download