checkNodee_Behavioral_VHDL LDPC check nodes (check - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: checkNodee_Behavioral_VHDL

Category:
VHDL-FPGA-Verilog
Tags:
[Text]
File Size:
1kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
wfpeng

Description: LDPC check nodes (checknode) carried out at the time of parity equation VHDL programming, hardware language

Downloaders recently: [More information of uploader wfpeng]

To Search: LDPC ldpc VHDL VHDL LDPC ldpc-bp-log

[LDPC_gfq] - LDPC coding GFQ source code for channel
[ldpc_decoder_802_3an] - 802.3an ldpc code encoding, decoding the
[ldpc0303] - LDPC codes, the complete codec process a
[LDPCDSP] - LDPC code in DSP Implementation. I hope
[LDPC_Behavioral_VHDL] - Using VHDL language LDPC code hardware i
[BrCtlSampleApp] - S60 on the realization of embedded brows
[DSPBuilHowToAddLicenseFile] - DSP Builder how to load the License docu
[CIC] - cpld/fpga Integral comb filter (CIC) des
[ldcp_verilog] - ldpc verilog procedures do LDPC hardware
[architecure] - provide LDPC hardware description langu

File list (Check if you may need any files):

checkNodee_Behavioral_VHDL
..........................\checkNode_Behavioral.txt

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.