Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: double_subc Download
 Description: Verilog under 16 division algorithm procedures, high-precision, fixed in 17 clock cycles
 Downloaders recently: [More information of uploader huangyb]
 To Search:
  • [verilog_Divide] - This is the one I use to achieve the ver
  • [divider] - Introduced the divider design, using ver
  • [div2] - 32 divider dividend and divisor are 16-b
  • [divider] - Based on the srt-2 algorithm, the use of
  • [dividers] - Verilog format divider, tried, very good
  • [visualc6study] - visual c++ 6.0 to study entry, the appli
  • [matlabInterpolationandfitting] - interpolation matlab numerical procedure
  • [division1] - Based on vhdl/verilog program for 18-bit
  • [div] - sub-divided function,I have debug it rig
File list (Check if you may need any files): 
double_subc
...........\double_subc_16bits.acf
...........\double_subc_16bits.fit
...........\double_subc_16bits.hex
...........\double_subc_16bits.hif
...........\double_subc_16bits.mmf
...........\double_subc_16bits.ndb
...........\double_subc_16bits.pin
...........\double_subc_16bits.pof
...........\double_subc_16bits.rpt
...........\double_subc_16bits.scf
...........\double_subc_16bits.snf
...........\double_subc_16bits.sof
...........\double_subc_16bits.ttf
...........\double_subc_16bits.v
...........\LIB.DLS
...........\U5852470.DLS
...........\U8127845.DLS

CodeBus www.codebus.net