Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: HwLog10 Download
 Description: It is a verilog design of LOG10 calculation unit, which is based on LUT arithmatic. And it is applicated in Altera FPGA.
 Downloaders recently: [More information of uploader wxy_fdu]
 To Search: FPGA
  • [divider] - Introduced the divider design, using ver
  • [VHDL_biss] - FPGA communication protocols against BiS
  • [LUTFPGA] - A LUT function FPGA computing modules to
  • [flowled] - FPGA development of Verilog HDL entry pr
  • [liangzhu] - Introduction to the Verilog HDL FPGA dev
  • [Cprocess] - C++ advanced programming languages to he
  • [delay_timer] - Compilation of a wide range of clock del
  • [agc] - Automatic gain control example
  • [FIRlvboqi] - FIR filter, also known as finite impulse
  • [sperlich_roland_200508_phd] - A matlab based digital predistortion sim
File list (Check if you may need any files): 
fast_alu_log10.v
fast_alu_pack.v
fast_alu_unpack.v
log10.sdc
log10lut.hex
log10lut.mif
log10lut.v

CodeBus www.codebus.net