Description: The main chip: Actel' s FPGA030, Verilog language, the serial port to send and receive routines, development environment: LiberoIDE 8.5
- [PA3_StarterKit_FPGA_DF] - ACTEL A3P StartKit FPGA to develop a ful
- [UART] - UART serial procedures, verilog statemen
- [uart_rx] - actel A3P250 fpga with VERILOG HDL Seria
- [fftverilog] - FFT realize on the Verilog code,
- [PWM_CT] - PWM modulation output, timing and count
- [UART_send] - Verilog HDL send serial procedures, ACTE
- [ref-sdr-sdram-verilog] - Standard SRD SDRAM controller reference
- [uart8] - Libero provided the use of asynchronous
- [A3P030CN] - Actel' s A3P030 the English version o
- [core8051_lcd1602] - AFS600-based Fusion Series of FPGA 51 nu
File list (Check if you may need any files):
component
constraint
coreconsole
designer
........\impl1
........\.....\designer.log
........\.....\simulation
........\.....\uart_test.adb
........\.....\uart_test.dtf
........\.....\.............\verify.log
........\.....\uart_test.ide_des
........\.....\uart_test.pdb
........\.....\uart_test.pdb.depends
........\.....\uart_test.tcl
........\.....\uart_test_fp
........\.....\............\$$FlashPro_FPBBALTLPT1.L$$
........\.....\............\projectData
........\.....\............\...........\uart_test.pdb
........\.....\............\uart_test.log
........\.....\............\uart_test.pro
hdl
...\rec.v
...\send.v
...\uart_test.v
phy_synthesis
simulation
..........\modelsim.ini
..........\modelsim.ini.sav
smartgen
........\smartgen.aws
stimulus
synthesis
.........\.recordref
.........\backup
.........\......\uart_test.srr
.........\coreip
.........\run_options.txt
.........\stdout.log
.........\syntmp
.........\......\sap.log
.........\......\uart_test.msg
.........\......\uart_test.plg
.........\......\uart_test_flink.htm
.........\......\uart_test_srr.htm
.........\......\uart_test_toc.htm
.........\traplog.tlg
.........\uart_test.areasrr
.........\uart_test.edn
.........\uart_test.fse
.........\uart_test.htm
.........\uart_test.map
.........\uart_test.sap
.........\uart_test.sdf
.........\uart_test.so
.........\uart_test.srd
.........\uart_test.srm
.........\uart_test.srr
.........\uart_test.srs
.........\uart_test.tlg
.........\uart_test_sdc.sdc
.........\uart_test_syn.prj
UART.prj
viewdraw
........\sch
........\sym
........\vf
........\..\project.lst
........\viewdraw.ini
........\wir
Download