Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 2008.09-scripts_only Download
 Description: reference script of synopsys icc
 Downloaders recently: [More information of uploader truesteven]
File list (Check if you may need any files):
2008.09-scripts_only
....................\scripts_only
....................\............\common_setup.tcl
....................\............\icc_dp_scripts
....................\............\..............\baseline.tcl
....................\............\..............\commit_dp.tcl
....................\............\..............\create_plangroups_dp.tcl
....................\............\..............\create_va_dp.tcl
....................\............\..............\explore.tcl
....................\............\..............\feasibility_dp.tcl
....................\............\..............\feasibility_on_plangroups_dp.tcl
....................\............\..............\gen_explore_table
....................\............\..............\gen_explore_table.pl
....................\............\..............\gui_save_snapshots.tcl
....................\............\..............\pin_assignment_budgeting_dp.tcl
....................\............\..............\prepare_block_dp.tcl
....................\............\..............\proc_explore.tcl
....................\............\icc_scripts
....................\............\...........\chip_finish_icc.tcl
....................\............\...........\clock_opt_cts_icc.tcl
....................\............\...........\clock_opt_psyn_icc.tcl
....................\............\...........\clock_opt_route_icc.tcl
....................\............\...........\common_cts_settings_icc.tcl
....................\............\...........\common_optimization_settings_icc.tcl
....................\............\...........\common_placement_settings_icc.tcl
....................\............\...........\common_post_cts_timing_settings.tcl
....................\............\...........\common_route_si_settings_icc.tcl
....................\............\...........\init_design_icc.tcl
....................\............\...........\mcmm.scenarios.example
....................\............\...........\mv_pg_connect.tcl
....................\............\...........\mv_setup_design.tcl
....................\............\...........\outputs_icc.tcl
....................\............\...........\place_opt_icc.tcl
....................\............\...........\route_icc.tcl
....................\............\...........\route_opt_icc.tcl
....................\............\...........\signoff_opt_icc.tcl
....................\............\icc_setup.tcl
....................\............\icc_zrt_scripts
....................\............\...............\chip_finish_icc.tcl
....................\............\...............\clock_opt_cts_icc.tcl
....................\............\...............\clock_opt_route_icc.tcl
....................\............\...............\common_route_si_settings_zrt_icc.tcl
....................\............\...............\outputs_icc.tcl
....................\............\...............\route_icc.tcl
....................\............\...............\route_opt_icc.tcl
....................\............\...............\signoff_opt_icc.tcl
....................\............\Makefile
....................\............\Makefile_hier
....................\............\Makefile_zrt
....................\............\README.ICC-DP-RM.txt
....................\............\README.ICC-HRM.txt
....................\............\README.ICC-RM.txt
....................\............\Release_Notes.ICC-HRM.txt
....................\............\Release_Notes.ICC-RM.txt
    

CodeBus www.codebus.net