Description: FPGA implementation of dynamic balance on the Detect module, required only one encoder can be
To Search:
- [Balance11] - balancing process in balancing algorithm
- [divp5] - FPGA to achieve the minimum 0.5 hours ar
- [add128] - 128-bit address decoder, in the CPLD or
- [TCPIPGuide_2-0_s9] - WiMAX, or the IEEE 802.16 standard for b
- [4-1-6] - HDB3 coding verilog implementation in FP
File list (Check if you may need any files):
banlance.qpf
Download