Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: designed Clock(minutes and second) by Verilog HDL
 Downloaders recently: [More information of uploader binchen123]
 To Search:
  • [CLOCK] - Through the ALTERA company quartus II so
File list (Check if you may need any files):
clock
.....\clock.asm.rpt
.....\clock.cdf
.....\clock.done
.....\clock.dpf
.....\clock.fit.rpt
.....\clock.fit.smsg
.....\clock.fit.summary
.....\clock.flow.rpt
.....\clock.map.rpt
.....\clock.map.summary
.....\clock.pin
.....\clock.pof
.....\clock.qpf
.....\clock.qsf
.....\clock.qws
.....\clock.tan.rpt
.....\clock.tan.summary
.....\clock.v
.....\clock.v.bak
.....\db
.....\..\clock.asm.qmsg
.....\..\clock.asm_labs.ddb
.....\..\clock.cbx.xml
.....\..\clock.cmp.cdb
.....\..\clock.cmp.hdb
.....\..\clock.cmp.logdb
.....\..\clock.cmp.rdb
.....\..\clock.cmp.tdb
.....\..\clock.cmp0.ddb
.....\..\clock.dbp
.....\..\clock.db_info
.....\..\clock.eco.cdb
.....\..\clock.fit.qmsg
.....\..\clock.hier_info
.....\..\clock.hif
.....\..\clock.map.cdb
.....\..\clock.map.hdb
.....\..\clock.map.logdb
.....\..\clock.map.qmsg
.....\..\clock.pre_map.cdb
.....\..\clock.pre_map.hdb
.....\..\clock.psp
.....\..\clock.pss
.....\..\clock.rtlv.hdb
.....\..\clock.rtlv_sg.cdb
.....\..\clock.rtlv_sg_swap.cdb
.....\..\clock.sgdiff.cdb
.....\..\clock.sgdiff.hdb
.....\..\clock.signalprobe.cdb
.....\..\clock.sld_design_entry.sci
.....\..\clock.sld_design_entry_dsc.sci
.....\..\clock.syn_hier_info
.....\..\clock.tan.qmsg
.....\..\clock.tis_db_list.ddb
.....\..\prev_cmp_clock.asm.qmsg
.....\..\prev_cmp_clock.fit.qmsg
.....\..\prev_cmp_clock.map.qmsg
.....\..\prev_cmp_clock.qmsg
.....\..\prev_cmp_clock.tan.qmsg
    

CodeBus www.codebus.net