Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: beep Download
 Description: written in Verilog FPGA speaker control procedures.
 Downloaders recently: [More information of uploader wuxindong888]
 To Search: verilog be
  • [pro001_buzzer] - FPGA use buzzer control procedures, usin
  • [beep] - A Verilog program, written by well-annot
  • [seg7led] - Write a Verilog control LED of the FPGA
  • [03_beep] - Through verilog language, passive buzzer
File list (Check if you may need any files):
beep
....\beep.asm.rpt
....\beep.bdf
....\beep.done
....\beep.fit.eqn
....\beep.fit.rpt
....\beep.fit.smsg
....\beep.fit.summary
....\beep.flow.rpt
....\beep.map.eqn
....\beep.map.rpt
....\beep.map.summary
....\beep.pin
....\beep.pof
....\beep.qpf
....\beep.qsf
....\beep.qws
....\beep.sof
....\beep.tan.rpt
....\beep.tan.summary
....\beep.tcl
....\beep.tcl.bak
....\beep_assignment_defaults.qdf
....\buzzer.bsf
....\buzzer.v
....\buzzer.v.bak
....\db
....\..\beep.asm.qmsg
....\..\beep.cbx.xml
....\..\beep.cmp.rdb
....\..\beep.dbp
....\..\beep.db_info
....\..\beep.eco.cdb
....\..\beep.fit.qmsg
....\..\beep.hier_info
....\..\beep.hif
....\..\beep.map.cdb
....\..\beep.map.hdb
....\..\beep.map.logdb
....\..\beep.map.qmsg
....\..\beep.pre_map.cdb
....\..\beep.pre_map.hdb
....\..\beep.psp
....\..\beep.pss
....\..\beep.rpp.qmsg
....\..\beep.rtlv.hdb
....\..\beep.rtlv_sg.cdb
....\..\beep.rtlv_sg_swap.cdb
....\..\beep.sgate.rvd
....\..\beep.sgate_sm.rvd
....\..\beep.sgdiff.cdb
....\..\beep.sgdiff.hdb
....\..\beep.sld_design_entry.sci
....\..\beep.sld_design_entry_dsc.sci
....\..\beep.smp_dump.txt
....\..\beep.syn_hier_info
....\..\beep.tan.qmsg
....\..\beep.tis_db_list.ddb
....\..\prev_cmp_beep.asm.qmsg
....\..\prev_cmp_beep.fit.qmsg
....\..\prev_cmp_beep.map.qmsg
....\..\prev_cmp_beep.qmsg
....\..\prev_cmp_beep.tan.qmsg
    

CodeBus www.codebus.net