vhdl0716 ISE7.1, using VIRTEX-II chip. Adc realize

Title: vhdl0716

Category:
VHDL-FPGA-Verilog
Tags:
[ASM] [源码]
File Size:
8.04mb
Update:
2008-10-13
Downloads:
1 Times
Uploaded by:
yangfenyan2

Description: ISE7.1, using VIRTEX-II chip. Adc realize data sampling, on average, channel selection, the sampling clock select, adjust data formats, including fifo, uart modules.

Downloaders recently: [More information of uploader yangfenyan2]

To Search: fifo vhdl uart fifo fifo uart fifo

[Enumeration(adjacent)neighborsallPCs.Rar] - Enumerate all PCs, detailed information
[codeofvhdl2006] - [ Classics design ] the VHDL source cod
[FIFO_BEFORE] - fpga is based on the FIFO Table Tennis o
[my_fifo_vhdl] - XILINX's FPGA realized double port ram s
[phase] - Realize two-way digital signal phase fun
[FPGA_write_sram] - FPGA to the SRAM write data, VHDL progra
[0719fmdm] - This procedure is vc6.0 development envi
[OK_Shannon_ICS645] - I have intermittently written the progra
[PXA270Cayman] - PXA270 development of information analys
[spi_master_control] - VHDL SPI controller FPGA to provide offi

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net