Description: using VHDL description of 16 Lantern Road, the design of its development is in FPGA
- [-jpeg] - VHDL achieve JPEG laughter another round
- [62404111] - code for the image of arbitrary rotation
- [OSRcpp] - OSR published by the use of the c-driven
- [JPEG_Encode_verilog] - Verilog source code, used for JPEG encod
File list (Check if you may need any files):
Download