Title:
kuaijintuiyinyueshizhong_VHDL
Download
Description: The program is to simulate the clock program of the school; CLK - clock signal, RST - zero signal, set_en- school
To signal, faster-- fast forward signal, slower-- quick exit signal, hour-- hour school, min-- minute school
At the time, (hh, hl,ml,mh,sh, sl) - minute, second display signal.
At school time, the seconds are clear.
To Search:
- [csharp] - The synthetic two wav files are written
- [cccccccccccc] - Some simple java beginners will learn th
File list (Check if you may need any files):
