Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads Other resource
Title: vhdl Download
 Description: Pseudo-random sequence generator algorithm VHDL design of a pseudo-random sequence generator, using the generation polynomial for the 1+ X ^ 3+ X ^ 7. RESET has a client request and the two control registers client to adjust the initial value (procedures set of four non-zero initial value optional).
 Downloaders recently: [More information of uploader gaswan]
 To Search: Pseudo-code vhdl random generator polynomial vhdl VHDL pseudo random in vhdl vhdl random random generator in vhdl
  • [pseudorandom] - program in VHDL language for generating
  • [pseudo-randomnumber.Rar] - several common pseudo-random number gene
  • [codeofvhdl2006] - [ Classics design ] the VHDL source cod
  • [MOORE] - State machine design, using VHDL for MOO
  • [CPLD_raoma] - CPLD based on the scrambling code and De
  • [viterbi] - Convolutional code encoder and Viterbi d
  • [c21_pn_code_generator] - Proficient in programming language sourc
  • [m] - M series source code for the base-band s
  • [PN_Generator] - Verilog prepared with the emergence of a
  • [PRBS] - pseudo random bit sequence generator
File list (Check if you may need any files):

CodeBus www.codebus.net