JIDAIMA Baseband generator VHDL source code and si - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Title: JIDAIMA

Category:
VHDL-FPGA-Verilog
Tags:
[WORD]
File Size:
45.06kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
wsy569

Description: Baseband generator VHDL source code and simulation program for communications systems have a base-band code

Downloaders recently: [More information of uploader wsy569]

To Search:

[shuzhijietiaoqu] - FPGA-based all-digital modem design exam
[scrambler] - Communication Systems scrambling and des
[XSBase2700G_V010103_G] - Lido PXA270 development board platform f
[ac97_verilog_sourcecode] - AC97 chip Verilog realize, who are inter
[usb] - U-based MSP430 MCU to read and write USB
[ETHERNET] - With GMII interface and feature ARP prot
[SDRAMconntrol] - SDRAM Controller Design with VHDL realiz
[signal_base_simulink] - This is on the wireless communication ba
[mask.vhd] - mask
[jidaichuanshu] - This is the base-band transmission of th

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.