Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
Other resource
Title:
coverlater
Download
Category:
VHDL-FPGA-Verilog
Tags:
[Text]
File Size:
989byte
Update:
2008-10-13
Downloads:
1 Times
Uploaded by:
keheyu1984
Description:
This procedure is in circumstances Quartus7.2 compile a simple (2,1,3) convolutional code, can successfully compile and simulation.
Downloaders recently:
[
More information of uploader keheyu1984
]
To Search:
[
ConvolutionalencodingandViterbidecodingwith
] - convolutional coding and Viterbi decodin
[
QuartusIIChineseuserguide(Englishtranslatio
] - Quartus II Chinese user guide (English v
[
weite
] - This is the Viterbi decoder programming,
[
tx_inter
] - convolutional Interleaver Encoder
[
RS_Code
] - (31.25) RS encoding and decoding procedu
[
conv_vit_qam
] - Convolutional (2,1,6) Encoder and soft d
[
shuzhijietiaoqu
] - FPGA-based all-digital modem design exam
[
ccc
] - Digital circuit EDA entry: VHDL procedur
[
RSencode
] - Contains RS (10,8) of the Verilog source
[
viterbi
] - Convolutional code encoder and Viterbi d
File list
(Check if you may need any files):
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
Games
Plug-in
Trojan
Program registrar
SDK
Other
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.