] This article describes how to use the CPLD (complex programmable logic device) and the single-chip combination to achieve parallel I/O (input/output) interface expansion. The design and use 8255 to do parallel I/O interface as compared with the single-chip software is fully compatible at the same time have a fast, low power consumption and cheaper prices, the use of flexible features such as

用CPLD实现单片机并行I／O接口的扩展.pdf

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．