A memory and area‑efficient distributed arithmetic

Title: A memory and area‑efficient distributed arithmetic based modular VLSI architecture of 1D/2D reconfigurable 9/7 and 5/3 D

Description: In this article, we have proposed the internal architecture of a dedicated hardware for 1D/2D convolution-based 9/7 and

Downloaders recently: [More information of uploader nalevihtkas]

To Search:

File list (Check if you may need any files):

Main Category