Introduction - If you have any usage issues, please Google them yourself
The output clock signal ACLK is used to simulate the external pulse level, using the capture / comparator 1 to P2.0
Pulse width measurement, where the subsystem SMCLK clock is used as a count.
The formula of measuring pulse width is [overflow*65535+ (end-start)]*SMclk (cycle)
MCLK:8MHz SCLK:1MHz ACLK:32768Hz/8
The sensing signal (frequency: 1/[32768/8)]* (1/2) = high level time
Reference signal measurement: (end-start)]*SMclk (1/1M) =122/10^6
Description: connect the P2.0 pin to the P1.2 pin