Introduction - If you have any usage issues, please Google them yourself
cache simulator
The cache
simulator uses the 16-bit memory address and can be configured to simulate various types of cache design characterized with three parameters: the cache size, the block size, and the set
associativity