VHDL-FPGA-Verilog List Page 936

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .31 .32 .33 .34 .35 936.37 .38 .39 .40 .41 ... 4310 »

Verilog Downloaded：0: . 七段数码管的lookup table module SEG7_LUT ( input [3:0] iDIG, output reg [6:0] oSEG ) always@(iDIG) begin case(iDIG) 4 h1: oSEG = 7 b1111001 //---t---- 4 h2: oSEG = 7 b0100100 // | | 4 h3: oSEG = 7 b0110000 // lt rt 4 h4: oSE
Date : 2025-08-02 Size : 1kb User : 王林林
lab2 Downloaded：0: In the FPGA platform, using a logic analyzer observed sine wave generator project file
Date : 2025-08-02 Size : 2.22mb User : 纪效存
8255soucure Downloaded：0: VHDl 82
Date : 2025-08-02 Size : 17kb User : 陈科
VHDL-programming-by-example-4th Downloaded：0: douglas perry vhdl programming by example 4th edition
Date : 2025-08-02 Size : 1.71mb User : Amenbd
qiangdaqi Downloaded：0: This program is four Responder verlog HDL language engineering examples.
Date : 2025-08-02 Size : 732kb User : 彭杨
guang_module Downloaded：0: TCD1209 driver can be compiled by!
Date : 2025-08-02 Size : 1kb User : 刘蕾
Pseudo-Random Downloaded：0: Pseudo Random Sequence Generator Code and Tutor
Date : 2025-08-02 Size : 15kb User : NGGanesh
01-vga_module Downloaded：0: VGA interface driver
Date : 2025-08-02 Size : 3.17mb User : 苏羽金
FPGA_Timing_Constraints_byCamp Downloaded：0: Briefly describes the content of timing constraints on entry-level friends rather play a guiding role
Date : 2025-08-02 Size : 453kb User : 代码工人
hdb3a Downloaded：0: Quickly achieve HDB3 code and common code binary code conversion, facilitate learning and understanding HDB3 code conversion
Date : 2025-08-02 Size : 380kb User : 王宇
ddr3_mcb1 Downloaded：0: The Verilog code for DDR3 on the SPARTAN 6
Date : 2025-08-02 Size : 8.97mb User : steven
ryg Downloaded：0: Dual-mode traffic light system, different traffic lights-off time control scheme, and manual control, based on the VHDL language, DB2 platform time through the digital display
Date : 2025-08-02 Size : 1.91mb User : 刘正纲

« 1 2 ... .31 .32 .33 .34 .35 936.37 .38 .39 .40 .41 ... 4310 »

Search in result