VHDL-FPGA-Verilog List Page 848

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .43 .44 .45 .46 .47 848.49 .50 .51 .52 .53 ... 4310 »

MIPS32 Downloaded：0: MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages)for 32-bit implementations, this code implements the strcture and gets it to work
Date : 2025-07-27 Size : 4kb User : sara kuo
eetop.cn_fft Downloaded：0: Hello, i have uploaded some interesting files
Date : 2025-07-27 Size : 156kb User : viet
16FFTverilog Downloaded：0: Hello, i have uploaded some interesting files
Date : 2025-07-27 Size : 2kb User : viet
cam_generic_8s Downloaded：0: verilog examples of the development of wireless communication networks
Date : 2025-07-27 Size : 3kb User : 鹧鸪天
myfir Downloaded：0: VHDL design FIR filters, Matlab design documents, Quartus II project and Modelsim simulation results and documentation
Date : 2025-07-27 Size : 2.73mb User : fangying
hierarchical-code Downloaded：0: Abstract—This paper presents a highly effective compactor architecture for processing test responses with a high percentage of x-values. The key component is a hierarchical configurable masking register, which allows the
Date : 2025-07-27 Size : 2kb User : shankar.m
handbook Downloaded：0: Abstract—This paper presents a Viterbi-based test compression algorithm/architecture that provides high encoding efficiency and scalability with respect to the number of test channels. The proposed scheme finds a set of
Date : 2025-07-27 Size : 3.65mb User : shankar.m
upload Downloaded：0: A major obstacle that stands in the way of efficient test response compaction are the unknown values (x-values) captured by scan cells during testing. If test responses with x-values are compacted, some of the outputs of
Date : 2025-07-27 Size : 33kb User : shankar.m
source Downloaded：0: A major obstacle that stands in the way of efficient test response compaction are the unknown values (x-values) captured by scan cells during testing. If test responses with x-values are compacted, some of the outputs of
Date : 2025-07-27 Size : 10kb User : shankar.m
vhtoverilog Downloaded：1: A major obstacle of thge code is to convert verilog to convert an vhdl code that stands in the way of efficient test response compaction are the unknown values (x-values) captured by scan cells during testing. If test re
Date : 2025-07-27 Size : 27.96mb User : shankar.m
vhdl-all-english Downloaded：0: A major obstacle that stands in the way of efficient test response compaction are the unknown values (x-values) captured by scan cells during testing. If test responses with s and the correctness of the compactor inputs
Date : 2025-07-27 Size : 557kb User : shankar.m
src Downloaded：0: this Source code is about the display of Stripe pattern
Date : 2025-07-27 Size : 5kb User : 胡

« 1 2 ... .43 .44 .45 .46 .47 848.49 .50 .51 .52 .53 ... 4310 »

Search in result