VHDL-FPGA-Verilog List Page 4243

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .38 .39 .40 .41 .42 4243.44 .45 .46 .47 .48 ... 4310 »

用cpld实现曼彻斯特编码 Downloaded：0: cpld achieve with Manchester encoding with Verilog HDL Manchester encoding. for Communication
Date : 2025-08-12 Size : 4kb User : 李鹏
异步FIFO存储器的控制设计 Downloaded：0: asynchronous FIFO controller design for the main asynchronous FIFO controller design. The language used Verilog HDL.
Date : 2025-08-12 Size : 6kb User : 李鹏
D触发器的设计 Downloaded：0: D flip-flop with the main design of the timing circuit. The language used for Verilog HDL.
Date : 2025-08-12 Size : 3kb User : 李鹏
用一位全加器组成四位全加器 Downloaded：0: All-Canadian with a composed four-adder. The language used is the Verilog HDL. In addition main The design.
Date : 2025-08-12 Size : 3kb User : 李鹏
指令译码电路的设计 Downloaded：0: instruction decoder circuit design. Mainly used in digital circuit design. The language used for Verilog HDL.
Date : 2025-08-12 Size : 4kb User : 李鹏
FIRvhdl Downloaded：0: use VHDL to achieve a fir filter design requirements : 1. The smallest stop band attenuation- 30dB. 2. With fluctuating within less than 1DB. 3. With MATLIB with MAXPLUS2 joint design and simulation
Date : 2025-08-12 Size : 3kb User : 达闻西
crc_verilog_xilinx Downloaded：0: CRC code for the data flow crc check. Main CRC_16, CRC_8, CRC_32 check. The language used for Verilog HDL.
Date : 2025-08-12 Size : 10kb User : 李鹏
等精度频率计 Downloaded：1: use of the VHDL language they simply write the application procedures so that such ideas as to accuracy Cymometer
Date : 2025-08-12 Size : 246kb User : 丢丢熊
COUNT_100 Downloaded：0: use Vhdl language FPGA applications, realizing the contents of the 100 NUMBER
Date : 2025-08-12 Size : 181kb User : 丢丢熊
20051113130721803 Downloaded：0: USB-BLASTER schematics, Altera programmable chips for download
Date : 2025-08-12 Size : 18kb User : 天天
20051113104111170 Downloaded：0: FPGA VHDL design experience, "small micro-computer system," July 2003
Date : 2025-08-12 Size : 194kb User : 天天
EPP Downloaded：0: of EPP parallel port agreement with the external FIFO empty, full common control signal data transmission
Date : 2025-08-12 Size : 1kb User : 陈刚

« 1 2 ... .38 .39 .40 .41 .42 4243.44 .45 .46 .47 .48 ... 4310 »

Search in result