VHDL-FPGA-Verilog List Page 4197

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .92 .93 .94 .95 .96 4197.98 .99 .00 .01 .02 ... 4310 »

usb_HLD3Core(400)_(B) Downloaded：0: access ADDA Card, external signal source (peak to peak largest 1V), PC-operating procedures can be the source of the input signal waveform displayed on the PC, and complete USB data acquisition functions.
Date : 2025-05-18 Size : 585kb User : fanbo
VGAimagecontrollor Downloaded：0: VGA image display controller designed to achieve the VGA display shows images.
Date : 2025-05-18 Size : 1kb User : 刘叶
Frequency_counter Downloaded：0: VHDL write the frequency of procedures, brought integrity of the technical report
Date : 2025-05-18 Size : 310kb User : 刘西圣
VGA_2c5 Downloaded：0: VGA EP2C5 FPGA use verilogHdl
Date : 2025-05-18 Size : 300kb User : liupan
UltraCTR Downloaded：0: ULTRACTR source code, xps engineering, based on the PPC platform
Date : 2025-05-18 Size : 5.31mb User : 张成
RD1006--I2C Downloaded：0: RD1006-- I2C and memory IP code and documentation. Lattice offer I2C Controller for Serial EEPROMs source code available, and document contains tb-
Date : 2025-05-18 Size : 201kb User : 刘超
trellis_verlog Downloaded：0: ATSC transmitter, the ATSC standard TCM unique coding, a total of six documents, tb-contained documents, had passed through simulation, no problem, verilog code
Date : 2025-05-18 Size : 5kb User : 刘超
man_Verilog Downloaded：0: Manchester encoding and decoding is the Verilog language code, introduced a few, a very extensive use
Date : 2025-05-18 Size : 9kb User : 刘超
CRC_VHDL Downloaded：0: configurable CRC Reference Design xilinx the ip, CRC_xapp562 reference design document [1]. pdf, prepared by the VHDL code The simulation includes the necessary documents
Date : 2025-05-18 Size : 200kb User : 刘超
1024_FFT Downloaded：0: 1024-point FFT fast Fourier transform, and includes documentation, VHDL source code, 16 input/output, with DMA function, the ip xilinx
Date : 2025-05-18 Size : 615kb User : 刘超
tcm_decode Downloaded：0: TCM decoder, VHDL code, yes, I do work in the project code, timing stability, There are syn and soft-decision algorithm, classic!
Date : 2025-05-18 Size : 19kb User : 刘超
div5_verilog Downloaded：0: 5 pm code and explanations verilog code Almost all the interviews will IC asked this question, summed up in the ranks about fat, learn together!
Date : 2025-05-18 Size : 1kb User : 刘超

« 1 2 ... .92 .93 .94 .95 .96 4197.98 .99 .00 .01 .02 ... 4310 »

Search in result