VHDL-FPGA-Verilog List Page 2501

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .96 .97 .98 .99 .00 2501.02 .03 .04 .05 .06 ... 4310 »

hdlc_decode Downloaded：0: The HDLC decoder based on Verilog. Which are extracted using digital phase-locked loop clock
Date : 2025-11-22 Size : 2.59mb User : 栾帅
hdlc_encode Downloaded：0: HDLC-based Verilog decoder. Output of an external differential output 485.
Date : 2025-11-22 Size : 4.41mb User : 栾帅
dpll Downloaded：1: Verilog-based digital PLL. Consists of three modules, the digital phase detector DPD, digital loop filter DLF, digitally controlled oscillator DCO three parts
Date : 2025-11-22 Size : 653kb User : 栾帅
hdlc_7960 Downloaded：0: Based on the 7960 Verilog implementation. Main achieved Manchester encoding and decoding. Frequency sampling method used.
Date : 2025-11-22 Size : 686kb User : 栾帅
vhdlsvm Downloaded：0: It is written in vhdl UART control program has been tested-UART complete source code.
Date : 2025-11-22 Size : 396kb User :
gray Downloaded：0: Based on Verilog, GRAY counter. And test files, the files in the simulation of the top pieces of the file.
Date : 2025-11-22 Size : 2.31mb User : 栾帅
38018066-VHDL Downloaded：0: INTRODUCTION § The VHSIC Hardware Description Language (VHDL) is an industry standard language used to describe hardware from the abstract to concrete level. § The language not only defines the syntax but also defines ve
Date : 2025-11-22 Size : 125kb User : phitoan
50973937-VHDL-Report Downloaded：0: Introduction This report is organized as following.First, it is divided into chapter 2 to chapter 12. Within each chapter, VHDL code is presented at the beginning of each problem. Then, simulation results for these codes
Date : 2025-11-22 Size : 993kb User : phitoan
34105908-Multipliers-Using-Vhdl Downloaded：0: ABSTRACT: Low power consumption and smaller area are some of the most important criteria for the fabrication of DSP systems and high performance systems. Optimizing the speed and area of the multiplier is a major design
Date : 2025-11-22 Size : 371kb User : phitoan
38504873-pll Downloaded：0: Introduction In 2004 Octavian Florescu created the UW ASIC group. At that time, the analog subgroup of the UW ASIC group was involved in the design of a PLL. The topology of that PLL, which is now referred to as Phase Lo
Date : 2025-11-22 Size : 358kb User : phitoan
40716003-VHDL Downloaded：0: What is VHDL? • VHDL stands for VHSIC Hardware Description Language. • VHSIC is an abbreviation for Very High Speed Integrated Circuit, a project sponsered by the US Government and Air Force begun in 1980 to ad
Date : 2025-11-22 Size : 86kb User : phitoan
44317447-Vhdl-Sim-Syn Downloaded：0: This document is meant to be an introduction to VHDL both as a simulation language and an input language for automatic logic synthesis. It is based on material originally prepared for the ASIC Design Laboratory taught at
Date : 2025-11-22 Size : 107kb User : phitoan

« 1 2 ... .96 .97 .98 .99 .00 2501.02 .03 .04 .05 .06 ... 4310 »

Search in result