VHDL-FPGA-Verilog List Page 2404

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .99 .00 .01 .02 .03 2404.05 .06 .07 .08 .09 ... 4310 »

Copy-of-Systolic-Architecture-to-convert-colour-t Downloaded：0: the paper presents efficient colour conversion algorithm for fpga implementations
Date : 2025-11-23 Size : 288kb User : arun scaria
vhdl Downloaded：0: Vhdl traffic light control hardware description language of transformation to achieve control of traffic lights
Date : 2025-11-23 Size : 2kb User : damon
Electronic-clock Downloaded：0: Design a real-time clock, respectively, showed very, minutes, ten seconds, seconds, tenths of a second, hundredths of a second. 2, when the time to 60 minutes after the buzzer 10 sound. 3, there is a start and zero signa
Date : 2025-11-23 Size : 101kb User : caibuxinhanxin
Function-Generator Downloaded：0: To achieve different ranges of different waveforms of different frequencies Function Generator Simulation
Date : 2025-11-23 Size : 414kb User : 刘超
UART Downloaded：0: VHDL implementation using serial communication with the computer. Has been verified through the development board are correct.
Date : 2025-11-23 Size : 778kb User : 林后斌
plj.ppt.tar Downloaded：0: Signal frequency, is the signal in unit time (1s) the number of periodic change. Complete with a combination of SCM and CPLD
Date : 2025-11-23 Size : 197kb User : jxm
sxh.ppt.tar Downloaded：0: Chip PLL with
Date : 2025-11-23 Size : 502kb User : jxm
ymq.ppt.tar Downloaded：0: Master II- Decimal (BCD code) the principle and an asynchronous counter design grasp the scale of integration in two- five- Decimal asynchronous counter 74LS90 features and applications
Date : 2025-11-23 Size : 280kb User : jxm
qdq.ppt.tar Downloaded：0: Achieve Responder, realization of the principle of control gate Responder grasp the principle of gate
Date : 2025-11-23 Size : 113kb User : jxm
qddl.ppt.tar Downloaded：0: Grasp the principle of gates and flip-flop. Learn simple sequential logic circuit design and debugging methods.
Date : 2025-11-23 Size : 98kb User : jxm
hd_source Downloaded：0: Verilog HDL-based video test pattern generator. Built-in a variety of common models.
Date : 2025-11-23 Size : 2kb User :
adc_control Downloaded：0: Control ADC08D1000, sampling data used for 2G
Date : 2025-11-23 Size : 1kb User : zousimin

« 1 2 ... .99 .00 .01 .02 .03 2404.05 .06 .07 .08 .09 ... 4310 »

Search in result