VHDL-FPGA-Verilog List Page 2100

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .95 .96 .97 .98 .99 2100.01 .02 .03 .04 .05 ... 4310 »

spi Downloaded：0: spi bus module and test module, the receiving end of the spi module.
Date : 2025-11-23 Size : 1kb User : zfw
shizhong Downloaded：0: Contains a clock and test modules, month, day and sometimes every second week to determine the timing and automatic running function.
Date : 2025-11-23 Size : 2kb User : zfw
jishi Downloaded：0: With the register of real-time clock, can set the time, then the clock running.
Date : 2025-11-23 Size : 3kb User : zfw
keil Downloaded：0: SCM keil basic clock program can display a clock on the lcd.
Date : 2025-11-23 Size : 2kb User : 小刘
LCD1602 Downloaded：0: Ultrasonic Ranging Module with LCD1602 LCD display program
Date : 2025-11-23 Size : 27kb User : luwei
FPGA Downloaded：0: This is a communication microcontroller and FPGA and interface technology, including a circuit diagram and schematic
Date : 2025-11-23 Size : 136kb User : 潘宝振
adder Downloaded：0: actel fpga adder verilog source code, development environment in the libero
Date : 2025-11-23 Size : 151kb User : 杨加玲
xd_xs Downloaded：0: I LOVE YOU
Date : 2025-11-23 Size : 57kb User : 股中仙
51645465 Downloaded：0: verilog VGA display reference information that helps to grasp the technology of FPGA VGA interface
Date : 2025-11-23 Size : 809kb User : 林
fre Downloaded：0: VHDL-based frequency counter, a nice little program. Written before the junior year.
Date : 2025-11-23 Size : 46kb User : 韦增益
ADC0809 Downloaded：0: VHDL-based adc0809 control procedures, junior year to write, I feel good.
Date : 2025-11-23 Size : 224kb User : 韦增益
cnt12 Downloaded：0: VHDL-based counter control procedures, junior year writing, I feel good.
Date : 2025-11-23 Size : 39kb User : 韦增益

« 1 2 ... .95 .96 .97 .98 .99 2100.01 .02 .03 .04 .05 ... 4310 »

Search in result