CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Search in result
Search
VHDL-FPGA-Verilog list
Sort by :
«
1
2
...
.86
.87
.88
.89
.90
1491
.92
.93
.94
.95
.96
...
4310
»
pinlvji
Downloaded:0
verilog prepared using high-speed string-type DA-chip dac121 driver code, occupation le small, high efficiency, the current I applied to more products
Date
: 2025-09-12
Size
: 7.23mb
User
:
张风
IIC
Downloaded:0
NIOS soft-core data transmission on the IIC bus protocol, and verify the EEPROM
Date
: 2025-09-12
Size
: 1kb
User
:
liu
washer
Downloaded:0
The washing machine of automatic and manual functions, washing, rinsing, and dehydration of the three states .
Date
: 2025-09-12
Size
: 49kb
User
:
cas che查
Clk_5
Downloaded:0
This file is the verilog described base sub-band technology, this instance as a divider circuit.
Date
: 2025-09-12
Size
: 243kb
User
:
王刚
aw60-LCD_C
Downloaded:0
This the aw60 MCU lcd display function a piece of code for beginners
Date
: 2025-09-12
Size
: 189kb
User
:
黄明
aw60-SPI(AT45)_C
Downloaded:0
This interruption for aw60 MCU sci communication of the two types of code, and send a query
Date
: 2025-09-12
Size
: 175kb
User
:
黄明
VHDL
Downloaded:0
Modelsim, Verilog language of the vending machine for a simple vending machine to compile
Date
: 2025-09-12
Size
: 140kb
User
:
guzhou
Verilog
Downloaded:0
To design a vending machine, this function is the sale of 1 yuan, 2 yuan, 5 yuan, 10 yuan of the four commodities. The sale of what kind of goods to the customer pressing a button and digital display of the price of this
Date
: 2025-09-12
Size
: 42kb
User
:
guzhou
12864
Downloaded:0
12864.v initialization procedures, including the timing analysis and initialization proce
Date
: 2025-09-12
Size
: 2kb
User
:
liurong
jtag_master_latest.tar
Downloaded:2
the jtag host, according to the jtag standard agreement prepared by the verilog code
Date
: 2025-09-12
Size
: 3kb
User
:
gzh
taxi
Downloaded:0
VHDL source code for taxi meter
Date
: 2025-09-12
Size
: 1kb
User
:
王亚伟
eda
Downloaded:0
Eight states and eight output of the decoder is only one output of sequential pulse generator, consisting of three trigger counter, and three-line decoder, the corresponding counter was effective level. The role of the c
Date
: 2025-09-12
Size
: 1.78mb
User
:
johnsonse
«
1
2
...
.86
.87
.88
.89
.90
1491
.92
.93
.94
.95
.96
...
4310
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.