VHDL-FPGA-Verilog List Page 1369

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .64 .65 .66 .67 .68 1369.70 .71 .72 .73 .74 ... 4310 »

ds18b20_319 Downloaded：0: Verilog achieve ds18b20_319 temperature sensor experiments, testing the ambient temperature by digital display
Date : 2025-08-29 Size : 963kb User : 蒋亮
VHDL-simple-examples Downloaded：0: Upload several VHDL program: are the various functions of the counter using the enumerated type state machine, four D flip-flop, the general-purpose registers, pseudo-random bit generator, simple state machine.
Date : 2025-08-29 Size : 5kb User : 张俊
timer Downloaded：0: Own stopwatch VHDL language program, run good, all taste.
Date : 2025-08-29 Size : 2.6mb User : danie
SDRAM_verilog Downloaded：0: This program is the realization of SDRAM serial program, suitable for SDRAM to be deeply know reference
Date : 2025-08-29 Size : 37kb User : LT
CORDIC_testt Downloaded：0: cordic and testbench
Date : 2025-08-29 Size : 14.13mb User : 雷浩
led_test_95t Downloaded：0: ledtest virtex5
Date : 2025-08-29 Size : 253kb User : 雷浩
ep1c12_23_motor Downloaded：0: The FPGA control motor program, and display the current speed on the 12864, and with speed sub-file function
Date : 2025-08-29 Size : 777kb User : 吴盛旭
phase Downloaded：0: Electronic Design Contest in 2012, Jiangsu Province, the phase difference measurement procedures. Distinguished phase ahead of the lag has been tested and is stable and reliable!
Date : 2025-08-29 Size : 3.57mb User : 阮志强
ov_control Downloaded：0: The verilog code ov7620CMOS control jointly control the camera using vsync.href, pclk synchronization. In signaltap to verify
Date : 2025-08-29 Size : 197kb User : liulu
uart_232 Downloaded：0: RS232 verilog control procedures, the eight data transmission, odd parity, one stop bit, verification has been singnaltap
Date : 2025-08-29 Size : 5.06mb User : liulu
SharpSharpSharpodd_divide_frequency Downloaded：0: The language function is odd division, divided to hope useful for those who need to
Date : 2025-08-29 Size : 16.39mb User : sml
RS21 Downloaded：0: The source code is RS (31,19) code coding procedures, the is VerilogHDL language, which is a complete program can be run directly in the ISE software
Date : 2025-08-29 Size : 4.53mb User : qidong

« 1 2 ... .64 .65 .66 .67 .68 1369.70 .71 .72 .73 .74 ... 4310 »

Search in result