VHDL-FPGA-Verilog List Page 11

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... 6 7 8 9 10 1112 13 14 15 16 ... 4310 »

CNN Downloaded：1: a CNN accelerator written in VerilogHDL, including one conv layer and one pooling layer, simulation passed
Date : 2025-06-24 Size : 1.72mb User : gothic22
双电梯控制器 Downloaded：1: a bi-elevator controller written in VerilgHDL, which has floor1-9, simulation passed
Date : 2025-06-24 Size : 245kb User : gothic22
Verilog的150个经典设计实例 Downloaded：0: 150 classic programming examples of Verilog
Date : 2025-06-24 Size : 111kb User : 叫我小白呀
DPWM Downloaded：0: The digital pulse width modulation module is realized by Verilog. The main modules are PLL, counter and multiplexer
Date : 2025-06-24 Size : 489kb User : lw1997
crc16 Downloaded：0: CRC verification in Verilog: CRC 16
Date : 2025-06-24 Size : 3kb User : suncrystal
8层电梯控制器 Downloaded：0: there are eight input buttons in the elevator to respond to the user's request for going up and down the floor
Date : 2020-07-18 Size : 1.61mb User : wtq0
FPGA系统设计与验证实战指南_V1.2 Downloaded：1: 130 sets of resume template FPGA system design and verification, including a variety of common FPGA programming, ad, RS485, Ethernet, etc.
Date : 2025-06-24 Size : 31.57mb User : 哼哼嘻嘻
基于DSP和FPGA的通用数字信号处理系统设计 Downloaded：0: With DSP and FPGA as the hardware architecture and DSP as the data processing core, the peripheral devices such as USB, ADC and DAC are controlled by FPGA, and the digital signal processing algorithms such as spectrum an
Date : 2025-06-24 Size : 672kb User : 小冰2
Labview调用Halcon实现NCC Downloaded：0: Labview调用Halcon实现NCC匹配
Date : 2020-07-30 Size : 273.25kb User : 717637845
LVDS Downloaded：0: The sending and receiving of LVDS are realized
Date : 2025-06-24 Size : 4kb User : E=MC2
apbi2c-master Downloaded：0: APB bus interface to I2C bus interface
Date : 2025-06-24 Size : 435kb User : AyanamiC
spi_code Downloaded：0: spi master and slaver code
Date : 2020-08-27 Size : 7.98kb User : sandayyang

« 1 2 ... 6 7 8 9 10 1112 13 14 15 16 ... 4310 »

Search in result