VHDL-FPGA-Verilog List Page 1011

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .06 .07 .08 .09 .10 1011.12 .13 .14 .15 .16 ... 4310 »

prng Downloaded：0: Using a linear congruential method prime modulus multiplicative congruential random number generator, using five pipeline design
Date : 2025-08-12 Size : 2kb User : pyc
adc_ads7842 Downloaded：0: Adc_ads7842 verilog prepared by the driving simulator
Date : 2025-08-12 Size : 8kb User : pyc
shumaguan Downloaded：0: verilog written CPLD-based digital tube experiments, the input is 430 single, cpld made 38 decoder and 8 kept
Date : 2025-08-12 Size : 156kb User : 王晓磊
VHDL_ReversibleCounter Downloaded：0: 2-bit-Hexadecimal Reversible Counter(decimal display)
Date : 2025-08-12 Size : 1kb User : 杨联开
Alarm_Microblaze_ASM Downloaded：0: A Alarm system writed in Assembly to use on a Microblaze VHDL project.
Date : 2025-08-12 Size : 273kb User : Gabriel
dds_again Downloaded：0: FPGA-based DDS. Can produce three waveforms: sine, square, triangle wave. Frequency resolution 0.012Hz. Frequency is adjustable from 0 to 25MHz.
Date : 2025-08-12 Size : 1.46mb User : 王志瑞
MyFrequencyDesign Downloaded：0: Msp430 microcontroller-based and cpld precision frequency meter. Frequency measurement range of 0 to 20MHz. Error in a million. Can measure 0 to 100KHz cycle, pulse width.
Date : 2025-08-12 Size : 850kb User : 王志瑞
rng Downloaded：0: wishbone rng specifications under the implementation of the code, you can write your own top-level module under modelsim for simulation
Date : 2025-08-12 Size : 2kb User : 孙晓明
ltc1068 Downloaded：0: ltc1068 Simple NC filter (1k-20kHz) verilog
Date : 2025-08-12 Size : 1.71mb User : 文杰
Xilinx-stacked-silicon-interconnect-technology.zi Downloaded：0: Xilinx stacked silicon interconnect technology Xilinx stacked silicon interconnect technology
Date : 2025-08-12 Size : 675kb User : 陈华峰
SmartFusion2-Data-sheet- Downloaded：0: SmartFusion2 Data sheet SmartFusion2 Data sheet
Date : 2025-08-12 Size : 3.15mb User : 陈华峰
3333333 Downloaded：0: Synchronous fifo vhdl language-based macro block the calling program, can learn fpga macro module calls methods
Date : 2025-08-12 Size : 612kb User : 刘茂茂

« 1 2 ... .06 .07 .08 .09 .10 1011.12 .13 .14 .15 .16 ... 4310 »

Search in result