CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
SourceCode
Embeded-SCM Develop
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Sub Category
ARM-PowerPC-ColdFire-MIPS
Embeded Linux
SCM
VxWorks
uCOS
DSP program
Windows CE
VHDL-FPGA-Verilog
Other Embeded program
QNX
hardware design
Open-source hardware
Search in result
Search
Embeded-SCM Develop list
Sort by :
«
1
2
...
.59
.60
.61
.62
.63
31764
.65
.66
.67
.68
.69
...
33928
»
BIOS_TEST
Downloaded:0
write ARM since 2410 BIOS boot source code
Date
: 2025-09-22
Size
: 4.28mb
User
:
周攀
windows_CE
Downloaded:0
windows_CE development, a good book, there are many examples to illustrate Drivers
Date
: 2025-09-22
Size
: 4.15mb
User
:
wyq
initsys
Downloaded:0
ARM system as of the beginning of the source code, apply to the LPC Series MCU
Date
: 2025-09-22
Size
: 1kb
User
:
唐友灿
ircomm_lmp
Downloaded:0
LMP-infrared source code, infrared protocol stack part of the standard applicable to infrared communication protocol
Date
: 2025-09-22
Size
: 3kb
User
:
唐友灿
irlmp
Downloaded:0
infrared communication standards LMP source code and infrared communication protocol stack part of the standard applicable to infrared communication protocol
Date
: 2025-09-22
Size
: 11kb
User
:
唐友灿
comin
Downloaded:0
LPC serial port initialization source code, including receiving and sending interrupt handling procedures
Date
: 2025-09-22
Size
: 1kb
User
:
唐友灿
16bit_booth_multiplier_STG
Downloaded:0
verilog procedures, two 16bit multiplication, the algorithm used booth. Based on the state machine achieved at different levels for datapath controller and two sub-modules, testBench the test
Date
: 2025-09-22
Size
: 2kb
User
:
dirital_clock_7
Downloaded:0
verilog electronic clock module, 60Hz input clock signal and reset, Minutes exportation, a total of six, each of the seven drivers for output
Date
: 2025-09-22
Size
: 1kb
User
:
dff_UDP
Downloaded:0
verilog achieve, UDP asynchronous reset with a description of the fringe is triggered D flip-flop, test test pa
Date
: 2025-09-22
Size
: 1kb
User
:
fifo_datapath
Downloaded:0
verilog achieved, and through serial switch and switch again fifo Series, Rate free importation to meet half of the output, the output is still sustainable Send
Date
: 2025-09-22
Size
: 2kb
User
:
I2C_verilog
Downloaded:0
I2C Bus verilog achieving source, I2C bus integrity of the basic functions
Date
: 2025-09-22
Size
: 20kb
User
:
128eh5
Downloaded:0
the first time, please take care of them. This LCD screen for the demonstration program.
Date
: 2025-09-22
Size
: 2kb
User
:
zhangting
«
1
2
...
.59
.60
.61
.62
.63
31764
.65
.66
.67
.68
.69
...
33928
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.