Hot Search : Source embeded web remote control p2p game More...
Location : Home SourceCode Embeded-SCM Develop
Embeded-SCM Develop list
Sort by :
« 1 2 ... .72 .73 .74 .75 .76 2477.78 .79 .80 .81 .82 ... 33928 »
Downloaded:0
This the code for the channel equalizer and the test bench for this in the verilog code.
Date : 2025-08-23 Size : 1kb User : rion

Downloaded:0
This the code for the convolutional and the test bench for this in the verilog code.
Date : 2025-08-23 Size : 1kb User : rion

Downloaded:0
This the code for the demapper in the verilog code.
Date : 2025-08-23 Size : 1kb User : rion

Downloaded:0
This the code for the interleaver and the deinterleaver in the verilog code.
Date : 2025-08-23 Size : 2kb User : rion

Downloaded:0
This the code for the mapper in the verilog code.
Date : 2025-08-23 Size : 1kb User : rion

Voltage and current control
Date : 2025-08-23 Size : 37kb User : 李四

Downloaded:0
Micron MT9 based on FPGA image acquisition module, the module can simultaneously capture two video signals. Including the complete timing and interface, ddr2 memory data write and storage, qsys system structures, FPGA an
Date : 2025-08-23 Size : 37.39mb User :

Downloaded:0
The source for the FPGA-based HDMI display of a four of the AV video capture. The module can be easily transplanted in the need to use the HDMI high-definition display occasions, and VGA display can be divided into four,
Date : 2025-08-23 Size : 1.94mb User :

Downloaded:0
The source code can be set based on FPGA multi-resolution HDMI display, and it includes a complete timing and port, address mapping, it can be easily transplanted
Date : 2025-08-23 Size : 5.71mb User :

Downloaded:0
This document describes the structure and implementation of a video pipeline demo design running in the Lattice ECP3-150EA-8FN1156C device based on the Sparrowhawk FX Board. This demo takes two of the four video streams
Date : 2025-08-23 Size : 6.44mb User :

Downloaded:0
PLD experimental group B second experiment, LCD1602 display student number, verilog language
Date : 2025-08-23 Size : 1.78mb User : xerxes

Downloaded:0
PLD experiment B group experiment 3, LCD1602 dynamic display time, verilog language
Date : 2025-08-23 Size : 400kb User : xerxes
« 1 2 ... .72 .73 .74 .75 .76 2477.78 .79 .80 .81 .82 ... 33928 »
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.