Embeded-SCM Develop List Page 1874

Embeded-SCM Develop list

Sort by ：

« 1 2 ... .69 .70 .71 .72 .73 1874.75 .76 .77 .78 .79 ... 33928 »

eda.rar Downloaded：0: Curriculum design - traffic lights control system design to help understand the EDA course VHDL language
Date : 2025-07-15 Size : 240kb User : cainiaolaoda
电子设计自动化 Downloaded：0: EDA combinational logic circuit design, a multiplexer, VHDL program design and explanation
Date : 2025-07-15 Size : 681kb User : cainiaolaoda
CoreCourse_GHRD_第二课 Downloaded：0: Processor nios2 Nios II 13.0 All Components nios2 altera_nios2_qsys 13.0 sdram altera_avalon_new_sdram_controller 13.0.1 uart_0 altera_avalon_uart 13.0.1 pio_led altera_avalon_pio 13.0.1 pio_key altera_avalon_pio 13.0.1
Date : 2025-07-15 Size : 3.89mb User : youguess740
CoreCourse_GHRD_第三课 Downloaded：0: Processor nios2 Nios II 13.0 All Components nios2 altera_nios2_qsys 13.0 sdram altera_avalon_new_sdram_controller 13.0.1 uart_0 altera_avalon_uart 13.0.1 pio_led altera_avalon_pio 13.0.1 pio_key altera_avalon_pio 13.0.1
Date : 2025-07-15 Size : 9.64mb User : youguess740
CoreCourse_GHRD_第四课1 Downloaded：0: Processor nios2 Nios II 13.0 All Components nios2 altera_nios2_qsys 13.0 sdram altera_avalon_new_sdram_controller 13.0.1 uart_0 altera_avalon_uart 13.0.1 pio_led altera_avalon_pio 13.0.1 pio_key altera_avalon_pio 13.0.1
Date : 2025-07-15 Size : 5.59mb User : youguess740
CoreCourse_GHRD_第四课2 Downloaded：0: Processor nios2 Nios II 13.0 All Components nios2 altera_nios2_qsys 13.0 sdram altera_avalon_new_sdram_controller 13.0.1 uart_0 altera_avalon_uart 13.0.1 pio_led altera_avalon_pio 13.0.1 pio_key altera_avalon_pio 13.0.1
Date : 2025-07-15 Size : 6.86mb User : youguess740
STM32F407 U盘实验 Downloaded：0: STM32F407 Mass storage
Date : 2025-07-15 Size : 822kb User : 罗伊尔
新建文件夹 Downloaded：0: A small analog-to-digital conversion application
Date : 2025-07-15 Size : 29kb User : yutangxuanma
DMA M2M Downloaded：0: RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1,ENABLE); DMA_DeInit(DMA1_Channel3); DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)TIM3_CCR3; DMA_InitStructure.DMA_MemoryBaseAddr = (u32)&PWM_Buf[0]; DMA_InitStructure.DMA_DIR =
Date : 2025-07-15 Size : 2.68mb User : 郝小元
clk1hz Downloaded：0: 1Hz clock signals commonly used in engineering, the use of VHDL language to write
Date : 2025-07-15 Size : 389kb User : 时光流转
RGB_model_code Downloaded：0: Control WS2812B with STM32F103 SPI interface
Date : 2025-07-15 Size : 505kb User : 白文
led Downloaded：0: The program belongs to the development of single-chip microcomputer, the function is to use keil lit LED lights, and can display different styles
Date : 2025-07-15 Size : 19kb User : wpx201314

« 1 2 ... .69 .70 .71 .72 .73 1874.75 .76 .77 .78 .79 ... 33928 »

Search in result