Communication List Page 1454

Communication list

Sort by ：

« 1 2 ... .49 .50 .51 .52 .53 1454.55 .56 .57 .58 .59 ... 1926 »

chanelinsert Downloaded：0: Research article An OFDM system in frequency domain channel estimation interpolation algorithm
Date : 2008-10-13 Size : 272.73kb User : 王云峰
pilotchannelest Downloaded：0: Research article based on the pilot of the OFDM system channel estimation interpolation algorithm
Date : 2008-10-13 Size : 78.17kb User : 王云峰
OFDMdef Downloaded：0: Research article in the OFDM system, a training guide based on the decision feedback equalizer technology
Date : 2008-10-13 Size : 852.97kb User : 王云峰
OnchannelestimationinOFDmsystems Downloaded：0: In the article Introduction OFDM communication system commonly used in channel estimation algorithm and simulation results
Date : 2008-10-13 Size : 447.44kb User : 王云峰
adptivedef Downloaded：0: More article in the time-varying channel conditions, the adaptive equalization algorithm
Date : 2008-10-13 Size : 167.02kb User : 王云峰
channeldefsuafa Downloaded：0: Presents an article based on the Gaussian Zeidel _ iterative channel equalization algorithm
Date : 2008-10-13 Size : 430.56kb User : 王云峰
rlscompare Downloaded：0: Article proposes a modified RLS algorithm, and used in the valuation channel and channel equalization
Date : 2008-10-13 Size : 267.24kb User : 王云峰
HxNetPhone1 Downloaded：3: Mainly through the application of the skype feature commonly used to carry out inter-process control (such as call, articulated phone, etc.), and the integration of PSTN telephony functions (subject to the appropriate ha
Date : 2008-10-13 Size : 571.08kb User : wan ping fang
EEPROM-burning-Flow-and-code-ST7687s-080714 Downloaded：0: EEPROM burning Flow and code_ST7687s
Date : 2008-10-13 Size : 46.64kb User : jacksony
7669-write-flow Downloaded：0: CSTN using IC 7669-write-flow
Date : 2008-10-13 Size : 61.22kb User : jacksony
FPGAdesign_flow Downloaded：0: FPGA design flow, very classic, good things to share
Date : 2008-10-13 Size : 31.67kb User : pantree
clock Downloaded：0: Verilog clock control procedures to prepare, in the Xilinx chip development. Anti-shake, such as with the case considered
Date : 2008-10-13 Size : 9.9kb User : 王忠

« 1 2 ... .49 .50 .51 .52 .53 1454.55 .56 .57 .58 .59 ... 1926 »

Search in result