Other List Page 139

Other list

Sort by ：

« 1 2 ... .34 .35 .36 .37 .38 139.40 .41 .42 .43 .44 ... 1758 »

Catcher_L1_v3.10.01 Downloaded：2: MTK platform debug tracking tool, through the serial port and cell phone communications.
Date : 2008-10-13 Size : 1.53mb User : li
1111111111 Downloaded：0: Construction of computer networks and security software to build computer networks and security courseware
Date : 2008-10-13 Size : 9.35mb User : glzhu
CLOCK_co-design_of_C_and_Verilog Downloaded：0: A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation results. A co-design example of C and Verilog.
Date : 2008-10-13 Size : 36.91kb User : Annbb
128Mb_ddr Downloaded：0: 128Mb DDR verilog source code
Date : 2008-10-13 Size : 22.79kb User : tiantian
ADT_VC Downloaded：0: This procedure for the Sainsbury family ADT serial interface examples of procedures can be carried out 16-channel data acquisition
Date : 2008-10-13 Size : 284.43kb User : 鸣人
Find_medium_value_co-design_of_C_and_Verilog Downloaded：0: A code writing by Verilog which can find medium value. With a C file to see the simulation results. A co-design example of C and Verilog.
Date : 2008-10-13 Size : 10.77kb User : Annbb
ScanSample Downloaded：0: Use LEADTOOLS14.5 and VB, using TWAIN interface to scan the sample, it can conduct a variety of scan parameters parameters
Date : 2008-10-13 Size : 9.04kb User : zwb
RGB_color_transform_gray_level_co-design_of_C_and_ Downloaded：0: to use verilog code and c to translate a RGB bmp image (512* 512) to a gray level image
Date : 2008-10-13 Size : 530.63kb User : Annbb
show_your_student_ID_number_co-design_of_C_and_Ver Downloaded：0: As the source code name, this code is writing in Verilog and also inside the folder there is a c code to see the simulation results from verilog.
Date : 2008-10-13 Size : 277.58kb User : Annbb
Traffic_sign_co-design_of_C_and_Verilog Downloaded：0: This is an extension of sign example. You can design your own traffic sign by using Verilog. And the result from Verilog can be seen by the attached C file.
Date : 2008-10-13 Size : 254.31kb User : Annbb
chipgenius Downloaded：0: USB HUB chip data, the development of reference, maintenance, used in the experiments from other network
Date : 2008-10-13 Size : 127.1kb User : wzxvip
javachat Downloaded：2: This is a use of JAVA to do the chat system, did not use the database directly to chat
Date : 2008-10-13 Size : 13.67kb User : 梁国琴

« 1 2 ... .34 .35 .36 .37 .38 139.40 .41 .42 .43 .44 ... 1758 »

Search in result