Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - viterbi decoder in verilog

Search list

[Embeded-SCM Develop] viterbi_decoder_sources_code_verilog

Description: viterbi decoder , use verilog HDL language.-Viterbi decoder, use verilog HDL language.
Platform: | Size: 44032 | Author: 林四昆 | Hits:

[VHDL-FPGA-Verilog] Viterbi_decoder

Description: Viterbi译码器的编解码器的设计 用Verilog实现-Viterbi decoder。Verilog
Platform: | Size: 64512 | Author: 李风飞 | Hits:

[VHDL-FPGA-Verilog] viterbidecoder

Description: viterbi译码器的Verilog实现,(3,1,7)零尾卷积码-viterbi decoder implementation by verilog HDL （3，1，7）zero tail conventional code
Platform: | Size: 5120 | Author: zhouli | Hits:

[VHDL-FPGA-Verilog] Control

Description: 维特比译码器控制器部分Verilog代码-The controller part of the Viterbi decoder in Verilog code
Platform: | Size: 1024 | Author: 王阳 | Hits:

[VHDL-FPGA-Verilog] Viterbi_Verilog

Description: viterbi译码的verilog实现,提供相应的原程序代码和testbench -viterbi decoder verilog implementation
Platform: | Size: 3756032 | Author: ren | Hits:

[VHDL-FPGA-Verilog] viterbideoderupdated

Description: Viterbi decoder source code is in verilog with CRCv-Viterbi decoder source code is in verilog with CRCv
Platform: | Size: 2048 | Author: hr | Hits:

[Other] VITERBI_DECODER

Description: Verilog语言描述的应用于TD-SCDMA中的viterbi译码器rate_1-2_Viterbi_decoder-Applied in TD-SCDMA Verilog language description of the viterbi decoder rate_1-2_Viterbi_decoder
Platform: | Size: 125952 | Author: 王雷 | Hits:

[VHDL-FPGA-Verilog] verilog-juanjima

Description: 卷积码是一种重要的前向纠错信道编码方式，其纠错性能常常优于分组码，且(2,1,7)卷积码已应用于现代卫星通信系统中。Viterbi译码算法能最大限度地发挥卷积码的优异性能。这里采用Verilog  HDL语言设计出(2,1,7)卷积码的编码器模块和基于Viterbi算法的译码器模块，译码器采用全并行结构，译码速度快-Convolutional code is an important forward error correction channel coding method, and its error correction performance is often better than the block code, and (2,1,7) convolutional code has been used in modern satellite communication system. Viterbi decoding algorithm can maximize the performance of convolutional codes. Here is the Verilog HDL design (2,1,7) convolutional code encoder module and decoder module based on Viterbi algorithm, the decoder is designed using the parallel structure and the decoding speed is fast.
Platform: | Size: 10240 | Author: 邓博于、 | Hits:

CodeBus www.codebus.net