Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Viterbi_decoder Download
 Description: Viterbi decoder。Verilog
 Downloaders recently: [More information of uploader lifengfei_147]
  • [Viterbi] - Convolutional code (2,1,6), complete eng
  • [viterbi213] - 213viterbi decoder test procedures test,
  • [Viterbi213] - 213viterbi decoding Verilog Language
  • [viterbi] - (2,1,9) convolutional codec, decoding pa
  • [Viterbi] - Viterbi decoder implementation of the FP
  • [viterbi] - viterbi algorithm_code_verilog
  • [hdl] - This is a calculation of the Viterbi dec
  • [decode] - viterbi decoder program to decode data a
  • [viterbi] - (2,1,7)viterbi译码器
  • [viterbi_for_bch] - Viterbi based trellis decoder for (7,4)-
File list (Check if you may need any files):
Viterbi译码器的编解码器的设计
.............................\Viterbi Decode K9 R12 Hard Decision
.............................\...................................\acs.v
.............................\...................................\bmg.v
.............................\...................................\control.v
.............................\...................................\decoder.v
.............................\...................................\dff.v
.............................\...................................\mmu.v
.............................\...................................\params.v
.............................\...................................\ram.v
.............................\...................................\tbu.v
.............................\...................................\testbench.v
.............................\...................................\viterbi_encode9.v
.............................\viterbi译码文档.pdf
.............................\使用说明请参看右侧注释====〉〉.txt
    

CodeBus www.codebus.net