Viterbi decoder implementation of the FPGA code to

Title: Viterbi

Description: Viterbi decoder implementation of the FPGA code to the Forum at foreign universities.

Downloaders recently: [More information of uploader cn_116cm]

To Search: viterbi viterbi decoder viterbi vhdl vhdl code for viterbi decoder viterbi fpga viterbi decoder vhdl code fpga vhdl viterbi fpga implementation on viterbi decoder Viterbi-decoding

[encoder_and_viterbi_decoder_for(213)_convolutiona] - compressed I write for the (2,1,3) convo
[viterbidecoding] - use Matlab prepared by the Viterbi decod
[Viterbi] - 3 on the Viterbi FPGA optimization codec
[ofdm] - Orthogonal frequency division multiplexi
[viterbi] - High-speed Viterbi processor parallel al
[Viterbi_dec] - GSM channel decoder test conditions: ups
[geodelx_ce60_bsp_v1[1].02.00] - LX 800 WindowsCE 6.0 BSP
[dividers] - Verilog format divider, tried, very good
[conv_enc] - This is a VERILOG HDL with the preparati
[viterbi_hdl] - Complete realization of the Viterbi algo

File list (Check if you may need any files):

VB
..\acs1.v
..\acs4.v
..\chip_core.v
..\clkgen.v
..\controller.v
..\sources.txt
..\spu.v
..\system.v

Main Category