Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart Download
 Description: verilog uart prepared to send and receive the source code. Straightforward.
 Downloaders recently: [More information of uploader luoqv]
 To Search: UART verilog
  • [PWM_DCmotorControl] - The VHDL-based DC motor PWM control proc
  • [UART] - The main chip: Actel' s FPGA030, Veri
  • [UART_DESIGN] - The use of hardware description language
  • [FPGA-URAT] - FPGA and the PC serial port automaticall
  • [RS422_receiver] - verilog--A UART Receiver 16 clock
  • [UART] - Language: verilog language function: thr
  • [UART] - It is written in UART VHDL source code,
File list (Check if you may need any files):
uart\uart.qpf
....\uart.qsf
....\db\prev_cmp_uart.map.qmsg
....\..\uart.db_info
....\..\uart.asm.qmsg
....\..\uart.cmp.rdb
....\..\uart.cmp.ecobp
....\..\uart.fit.qmsg
....\..\uart.sld_design_entry.sci
....\..\prev_cmp_uart.qmsg
....\..\uart.lpc.txt
....\..\uart.lpc.html
....\..\uart.map.qmsg
....\..\uart.rtlv.hdb
....\..\uart.tan.qmsg
....\..\uart.lpc.rdb
....\..\uart.eco.cdb
....\..\logic_util_heursitic.dat
....\..\uart.cmp0.ddb
....\..\uart.rpp.qmsg
....\..\uart.cbx.xml
....\..\prev_cmp_uart.fit.qmsg
....\..\prev_cmp_uart.asm.qmsg
....\..\prev_cmp_uart.tan.qmsg
....\..\uart.smart_action.txt
....\..\uart.pre_map.cdb
....\..\uart.pre_map.hdb
....\..\uart.cmp2.ddb
....\..\uart.map_bb.logdb
....\..\uart.sgdiff.cdb
....\..\uart.cmp.logdb
....\..\uart.sgdiff.hdb
....\..\altsyncram_ghd1.tdf
....\..\uart.asm.rdb
....\..\uart.rtlv_sg_swap.cdb
....\..\uart.sgate.rvd
....\..\uart.asm_labs.ddb
....\..\uart.map_bb.cdb
....\..\uart.map.logdb
....\..\uart.map_bb.hdb
....\..\uart.map.cdb
....\..\uart.map.hdb
....\..\uart.sgate_sm.rvd
....\..\uart.map.bpm
....\..\uart.cmp.tdb
....\..\uart.tis_db_list.ddb
....\..\uart.cmp.cdb
....\..\uart.cmp.hdb
....\..\uart.cmp.bpm
....\..\uart.rtlv_sg.cdb
....\..\uart.ae.hdb
....\..\uart.sld_design_entry_dsc.sci
....\..\uart.hif
....\..\uart.hier_info
....\..\uart.syn_hier_info
....\..\uart.map.ecobp
....\..\uart.map.kpt
....\..\uart.cmp_merge.kpt
....\..\uart.cmp.kpt
....\uart.v.bak
....\uart.map.rpt
....\uart.flow.rpt
....\uart.fit.rpt
....\uart.v
....\incremental_db\compiled_partitions\uart.root_partition.cmp.dfp
....\..............\...................\uart.root_partition.map.kpt
....\..............\...................\uart.root_partition.cmp.rcfdb
....\..............\...................\uart.root_partition.cmp.hdb
....\..............\...................\uart.root_partition.map.dpi
....\..............\...................\uart.root_partition.cmp.re.rcfdb
....\..............\...................\uart.root_partition.cmp.cdb
....\..............\...................\uart.root_partition.map.hdb
....\..............\...................\uart.root_partition.map.cdb
....\..............\...................\uart.root_partition.cmp.logdb
....\..............\...................\uart.root_partition.cmp.kpt
....\..............\README
....\uart.map.summary
....\uart.asm.rpt
....\uart.tan.rpt
....\uart.qws
....\uart.done
....\uart.dpf
....\uart.pin
....\uart.fit.smsg
....\uart.fit.summary
....\uart.sof
....\uart.pof
....\uart.tan.summary
....\incremental_db\compiled_partitions
....\db
....\incremental_db
uart
    

CodeBus www.codebus.net