Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Four-controllable-counter Download
 Description: Function is (with Verilog language, the more detailed comments): (1) counter function is from 0 to 9999 counts, and are able to form a decimal number on the seven-segment LED display (including the seven-segment LED display module). (2) The counter has a one nclr and a adj_plus side, under the action of the control signal (see below), the counter has reset, increase or decrease of count pause function. Complete the preparation of the above program modules. Counter function menu nclr adj_minus reset 0 0 0 0 1 1 0 counts counting suspended Count
 Downloaders recently: [More information of uploader 290391493]
 To Search:
  • [verilogHDL] - Finite state machine (request, quot Thre
  • [FPGA_ziliao] - FPGA good beginner information, includin
  • [ledverilog] - This is a language with a counter verilo
File list (Check if you may need any files):
Four controllable counter\counter.v
.........................\counter.v.bak
.........................\db\add_sub_lkc.tdf
.........................\..\add_sub_mkc.tdf
.........................\..\alt_u_div_c5f.tdf
.........................\..\alt_u_div_i2f.tdf
.........................\..\alt_u_div_mve.tdf
.........................\..\alt_u_div_o2f.tdf
.........................\..\edatest.asm.qmsg
.........................\..\edatest.asm_labs.ddb
.........................\..\edatest.cbx.xml
.........................\..\edatest.cmp.bpm
.........................\..\edatest.cmp.cdb
.........................\..\edatest.cmp.ecobp
.........................\..\edatest.cmp.hdb
.........................\..\edatest.cmp.kpt
.........................\..\edatest.cmp.logdb
.........................\..\edatest.cmp.rdb
.........................\..\edatest.cmp.tdb
.........................\..\edatest.cmp0.ddb
.........................\..\edatest.cmp_merge.kpt
.........................\..\edatest.db_info
.........................\..\edatest.eco.cdb
.........................\..\edatest.eds_overflow
.........................\..\edatest.fit.qmsg
.........................\..\edatest.fnsim.cdb
.........................\..\edatest.fnsim.hdb
.........................\..\edatest.fnsim.qmsg
.........................\..\edatest.hier_info
.........................\..\edatest.hif
.........................\..\edatest.lpc.html
.........................\..\edatest.lpc.rdb
.........................\..\edatest.lpc.txt
.........................\..\edatest.map.bpm
.........................\..\edatest.map.cdb
.........................\..\edatest.map.ecobp
.........................\..\edatest.map.hdb
.........................\..\edatest.map.kpt
.........................\..\edatest.map.logdb
.........................\..\edatest.map.qmsg
.........................\..\edatest.map_bb.cdb
.........................\..\edatest.map_bb.hdb
.........................\..\edatest.map_bb.logdb
.........................\..\edatest.pre_map.cdb
.........................\..\edatest.pre_map.hdb
.........................\..\edatest.rpp.qmsg
.........................\..\edatest.rtlv.hdb
.........................\..\edatest.rtlv_sg.cdb
.........................\..\edatest.rtlv_sg_swap.cdb
.........................\..\edatest.sgate.rvd
.........................\..\edatest.sgate_sm.rvd
.........................\..\edatest.sgdiff.cdb
.........................\..\edatest.sgdiff.hdb
.........................\..\edatest.sim.cvwf
.........................\..\edatest.sim.hdb
.........................\..\edatest.sim.qmsg
.........................\..\edatest.sim.rdb
.........................\..\edatest.sld_design_entry.sci
.........................\..\edatest.sld_design_entry_dsc.sci
.........................\..\edatest.syn_hier_info
.........................\..\edatest.tan.qmsg
.........................\..\edatest.tis_db_list.ddb
.........................\..\edatest.tmw_info
.........................\..\lpm_divide_0dm.tdf
.........................\..\lpm_divide_35m.tdf
.........................\..\lpm_divide_h6m.tdf
.........................\..\lpm_divide_hem.tdf
.........................\..\lpm_divide_k6m.tdf
.........................\..\lpm_divide_rfm.tdf
.........................\..\mux_umc.tdf
.........................\..\prev_cmp_edatest.asm.qmsg
.........................\..\prev_cmp_edatest.fit.qmsg
.........................\..\prev_cmp_edatest.map.qmsg
.........................\..\prev_cmp_edatest.qmsg
.........................\..\prev_cmp_edatest.sim.qmsg
.........................\..\prev_cmp_edatest.tan.qmsg
.........................\..\sign_div_unsign_5nh.tdf
.........................\..\sign_div_unsign_akh.tdf
.........................\..\sign_div_unsign_olh.tdf
.........................\..\sign_div_unsign_rlh.tdf
.........................\..\wed.wsf
.........................\division.v
.........................\division.v.bak
.........................\edatest.asm.rpt
.........................\edatest.done
.........................\edatest.dpf
.........................\edatest.fit

CodeBus www.codebus.net