Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: project2_verilog Download
 Description: Simplify the LAPS protocol, verilog great job.
 Downloaders recently: [More information of uploader ltltll]
 To Search:
  • [project3] - Design a simple Ethernet test equipment
  • [project4] - A 14-stage FIR filter design, has given
  • [vhdl] - The system top-level module, called 7, t
  • [matrix_convert_cPP] - With c++ language to write the inverse m
File list (Check if you may need any files): 
project2_verilog\laps.v
................\receiver.v
................\test1.txt
................\testbench.v
................\transmitter.v
................\verilog_laps_project2.doc
................\一点说明.txt
project2_verilog

CodeBus www.codebus.net