Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: project4 Download
 Description: A 14-stage FIR filter design, has given the filter coefficients and the validation process
 Downloaders recently: [More information of uploader ltltll]
 To Search:
  • [fir] - VHDL language with my own series of 16-o
  • [timer] - Peripheral timer design: 16bit timer, ET
  • [exer1] - verilog big job title, description of a
  • [project2_verilog] - Simplify the LAPS protocol, verilog grea
File list (Check if you may need any files): 
project4\project4.doc
........\sim\fir_ex.v
........\...\fir_in.salt
........\...\tb_filter_ex1.v
........\sim
project4

CodeBus www.codebus.net